Proposed is an energy-efficient charge-recovery switching scheme for a dual-capacitive arrays successive approximation register (DCA-SAR) analogue-to-digital converter (ADC). With the use of the chargerecovery technique in a fully differential DCA-SAR architecture, the proposed switching scheme achieves 98.7 and 46.9% reduction in switching energy and area, respectively, while maintaining the switching energy constant for different output codes.
Introduction:
The SAR ADC is a type of ADC that performs binary search through all possible quantisation levels before converging upon a digital output for each conversion [1] . The DAC capacitive array in the feedback path gradually approaches the sampled input voltage after N comparisons for an N-bit ADC. This converging processing involves charging and discharging capacitors in the DAC capacitive array, which consumes significant energy. Several energy-efficient switching techniques have been introduced recently such as charge-recycling switching [2] , set-and-down switching [3] , V CM charge-recovery switching [4] , merged capacitor switching [5] and trilevel switching [6] to improve on switching energy and a DAC's constraints. It is well known that the switching of capacitors for the first few most-significant bits (MSBs) in the DAC capacitive arrays consumes a significant amount of energy and this energy is proportional to the corresponding changes in voltage level and the total capacitance to be switched.
The DCA-SAR ADC is one way to circumvent the high switching energy [7] . It performs sample-and-hold (S/H) and coarse resolutions on a smaller S/H capacitive array while the remaining finer resolutions are attained using an N-bit DAC capacitive array. As such, the switching energy for the first few MSB capacitors is significantly smaller. Thus, it has achieved 53% reduction in the average switching energy compared to the conventional switching technique for a 10-bit SAR ADC. The trade-offs of this architecture are an additional S/H capacitive array and initial switching in the N-bit DAC capacitive array which accounts for 79% of the total switching energy. This Letter aims to improve existing DCA-SAR ADC architecture by proposing a charge-recovery switching scheme, leading to significant savings in both energy and area. The proposed SAR ADC adopts the dualcapacitive array approach as reported in [7] , with fundamental differences. The main differences are a fully differential architecture and the reduction of capacitors in the DAC arrays, i.e. a 9-bit versus the 10-bit capacitive array used in [7] . The differential architecture is preferred because it is less susceptible to supply and substrate noises and increases input signal swing with a good common-mode noise rejection. The proposed 10-bit SAR ADC is shown in Fig. 1 . The differential DAC capacitive networks consist of differential S/H and 9-bit DAC capacitive arrays. The SAR control logic consists of shift registers, storage registers and a DAC switching block, which control the DAC capacitive network to perform the binary search during the successive approximation cycle. Since the architecture utilises the common-mode voltage, V CM , to precharge the capacitors under a fully-differential design, no charge flows through the common-mode terminal. This reduces the switching energy significantly compared to the previous works. In addition, the standard deviation of this switching energy according to the output code is only 2.3 CV Due to the charge-recovery effect in a differential structure, the conversion process corresponds to a compensation of the charge transferred to DAC N with charge coming from DAC P [4] . Hence, no charge flows through the common-mode terminal. One of the key advantages of the proposed scheme is that the common-mode voltage of the reference signals is almost fixed. This minimises any signal-dependent offset caused by the variation of the input common-mode voltage. Secondly, this switching scheme uses bottom-plate sampling instead of top-plate sampling and thus the DAC capacitive arrays are insensitive to any parasitic effects. Lastly, this approach only requires a (N − 1)-bit array for the DAC capacitive array. SAR switching energy: The behavioural simulation assumes equal unit capacitors for the differential capacitive array(s) in different architectures. The average switching energy, E avg , for the conventional charge-redistribution switching scheme is 1365.3CV Hence, the proposed scheme achieves a 98.7% reduction in switching energy. The charge-recycling switching [2] , set-and-down [3] , V CM charge-recovery [4] and tri-level [6] Fig. 4 shows a comparison of switching energy for the various switching schemes against the output code [3, 4, 6] . Table 1 summarises the features of various switching schemes. It is clear that the proposed scheme achieves significant improvement compared to existing ones. With additional switches for V cm sampling, the proposed ADC architecture is able to reduce the total number of capacitors in the DAC capacitive arrays by 47% compared to the conventional design, which in turn results in an area-efficient SAR ADC.
Conclusion: An energy-efficient charge-recovery switching scheme for a DCA-SAR ADC is presented. The proposed switching scheme achieves 98.7% less switching energy and close to 47% area reduction compared to the conventional design. This scheme achieves the lowest switching energy among existing switching schemes.
